

# COMBINATIONAL LOGIC

[Adapted from Rabaey's *Digital Integrated Circuits*, ©2002, J. Rabaey et al.]

EE415VLSIDesign

## Combinational vs. Sequential Logic

Combinational

**Output =  $f(In)$**

Sequential

**Output =  $f(In, Previous In)$**

EE415VLSIDesign

## Static Complementary CMOS

□ Pull-up network (PUN) and pull-down network (PDN)

**PMOS transistors only**

pull-up: make a connection from  $V_{DD}$  to  $F$  when  $F(In_1, In_2, \dots, In_N) = 1$

**NMOS transistors only**

pull-down: make a connection from  $F$  to GND when  $F(In_1, In_2, \dots, In_N) = 0$

PUN and PDN are **dual** logic networks

EE415VLSIDesign

## NMOS Transistors in Series/Parallel Connection

Transistors can be thought as a switch controlled by its gate signal  
NMOS switch closes when switch control input is high

$Y = X$  if A and B

$Y = X$  if A OR B

NMOS Transistors pass a "strong" 0 but a "weak" 1

EE415VLSIDesign

## PMOS Transistors in Series/Parallel Connection

PMOS switch closes when switch control input is low

$Y = X$  if  $\bar{A}$  AND  $\bar{B} = \overline{A + B}$

$Y = X$  if  $\bar{A}$  OR  $\bar{B} = \overline{AB}$

PMOS Transistors pass a "strong" 1 but a "weak" 0

EE415VLSIDesign

## Threshold Drops

**PUN**

**PDN**

EE415VLSIDesign

## Complementary CMOS Logic Style

- PUP is the **DUAL** of PDN  
(can be shown using DeMorgan's Theorem's)

$$\overline{A+B} = \overline{A}\overline{B}$$

$$\overline{AB} = \overline{A} + \overline{B}$$

- The complementary gate is inverting



$$\text{AND} = \text{NAND} + \text{INV}$$


EE415VLSIDesign



## Example Gate: NAND

A	B	Out
0	0	1
0	1	1
1	0	1
1	1	0

Truth Table of a 2 input NAND gate



PDN:  $G = A \cdot B \Rightarrow$  Connection to GND

PUN:  $F = A + B = \overline{AB} \Rightarrow$  Connection to  $V_{DD}$

$$G(I_{n1}, I_{n2}, I_{n3}, \dots) = F(\overline{I_{n1}}, \overline{I_{n2}}, \overline{I_{n3}}, \dots)$$


EE415VLSIDesign



## Example Gate: NOR

A	B	Out
0	0	1
0	1	0
1	0	0
1	1	0


Truth Table of a 2 input NOR gate



EE415VLSIDesign




## Complex CMOS Gate



EE415VLSIDesign



## Constructing a Complex Gate



EE415VLSIDesign




## Cell Design

- Standard Cells
  - » General purpose logic
  - » Can be synthesized
  - » Same height, varying width
- Datapath Cells
  - » For regular, structured designs (arithmetic)
  - » Includes some wiring in the cell
  - » Fixed height and width

EE415VLSIDesign




## Standard Cell Layout Methodology - 1980s




EE415VLSIDesign

## Standard Cell Layout Methodology - 1990s




EE415VLSIDesign

## Standard Cells




EE415VLSIDesign

## Standard Cells



EE415VLSIDesign


## Standard Cells



EE415VLSIDesign


## Stick Diagrams

Contains no dimensions  
Represents relative positions of transistors




EE415VLSIDesign

## Stick Diagrams



EE415VLSIDesign


## Two Versions of $C \cdot (A + B)$



EE415VLSIDesign


## Consistent Euler Path

- An uninterrupted diffusion strip is possible only if there exists a Euler path in the logic graph
- Euler path: a path through all nodes in the graph such that each edge is visited once and only once.




EE415VLSIDesign

## OAI22 Logic Graph



EE415VLSIDesign

## Example: $x = ab+cd$




EE415VLSIDesign

## Multi-Fingered Transistors

One finger



Two fingers (folded)



Less diffusion capacitance

EE415VLSIDesign


## CMOS Circuit Styles

- **Static complementary** CMOS - except during switching, output connected to either  $V_{DD}$  or GND via a low-resistance path
  - » high noise margins
    - full rail to rail swing
    - $V_{OH}$  and  $V_{OL}$  are at  $V_{DD}$  and GND, respectively
  - » low output impedance, high input impedance
  - » no steady state path between  $V_{DD}$  and GND (no static power consumption)
  - » delay a function of load capacitance and transistor resistance
  - » comparable rise and fall times

EE415 VLSI Design




## Switch Delay Model



EE415 VLSI Design



## Input Pattern Effects on Delay




- Delay is dependent on the **pattern** of inputs
- Low to high transition
  - » both inputs go low - delay is  $0.69 R_p / 2 C_L$
  - » one input goes low - delay is  $0.69 R_p C_L$
- High to low transition
  - » both inputs go high - delay is  $0.69 2R_n C_L$

EE415 VLSI Design



## Delay Dependence on Input Patterns




Input Data Pattern	Delay (ps)
$A=B=0 \rightarrow 1$	67
$A=1, B=0 \rightarrow 1$	64
$A=0 \rightarrow 1, B=1$	61
$A=B=1 \rightarrow 0$	45
$A=1, B=1 \rightarrow 0$	80
$A=1 \rightarrow 0, B=1$	81

NMOS =  $0.5\mu\text{m}/0.25\mu\text{m}$   
 PMOS =  $0.75\mu\text{m}/0.25\mu\text{m}$   
 $C_L = 100\text{ fF}$

EE415 VLSI Design




## Transistor Sizing



EE415 VLSI Design




## Transistor Sizing a Complex CMOS Gate



EE415 VLSI Design




## Fan-In Considerations




EE415VLSIDesign

## $t_p$ as a Function of Fan-In



EE415VLSIDesign

## $t_p$ as a Function of Fan-Out



EE415VLSIDesign

## Problems with Complementary CMOS

- Gate with N inputs requires **2N transistors**
  - other circuit styles use **N+1 transistors**
- $t_p$  deteriorates with high *fan-in*
  - increases total capacitance
  - **series connected** transistors slows down gate
- *fan-out* loads down gate
  - 1 fan-out = 2 gate capacitors (PMOS and NMOS)

$$t_p = a_1 FI + a_2 FI^2 + a_3 FO$$

EE415VLSIDesign